Asynchronous VLSI Design: An overview
نویسندگان
چکیده
An asynchronous circuit, or self-timed circuit, is a sequential digital logic circuit which is not enabled by a global clock signal. Instead of that, they often use signals that indicate completion of operations and instructions, specified by handshaking or simple data transfer protocols. This type is contrasted with a synchronous logic circuit where changes to the output signal values are triggered by clock signal. Most of the digital devices today are using synchronous logic circuits. But future Nano CMOS VLSI Technology will not be compatible with synchronous designs as Variations in physical parameters affect timing. These increased timing variations will reduce robustness and performance. However asynchronous circuit designs have the potential to be faster, less power consumption, lowering electromagnetic interference, with modular designs in large systems (SoCs). Keywords— Asynchronous Design, GALS Globally Asynchronous Locally Synchronous, Isochronic Forks, QDI Quasi Delay Insensitive Logic, Handshake Protocol
منابع مشابه
Tutorial T7B: Network on Chips - The Journey Overview
This tutorial aims at highlighting the NoC journey from its origins till date. We also aim at giving an insight into the different path choices faced at different times and the preferred paths taken. With the necessary insight into the past and the present of the NoCs, we will dwell on the challenges and solutions being considered around the world. We shall also talk about the direction in whic...
متن کاملTITAC-2: An asynchronous 32-bit microprocessor based on Scalable-Delay-Insensitive model
Asynchronous design has a potential of solving many difficulties, such as clock skew and power consumption, which synchronous counterpart suffers with current and future VLSI technologies. This paper proposes a new delay model, the scalable-delay-insensitive (SDI) model, for dependable and high-performance asynchronous VLSI system design. Then, based on the SDI model, the paper presents the des...
متن کاملAn Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates
Convolutional codes are comprehensively used as Forward Error Correction (FEC) codes in digital communication systems. For decoding of convolutional codes at the receiver end, Viterbi decoder is often used to have high priority. This decoder meets the demand of high speed and low power. At present, the design of a competent system in Very Large Scale Integration (VLSI) technology requires these...
متن کاملThe Design of Delay Insensitive Asynchronous 16-bit Microprocessor
In recent, asynchronous design has been resurged to exploit potential advantages of asynchronous VLSI such as; high-performance, low power consumption, timing fault tolerance and design cost reduction. This paper describes our first design and implementation of DINAMIK project which aims to show realizability of potential merits of asynchronous VLSI and to establish the design methodology. In t...
متن کاملComparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network
Two network-on-chip (NoC) designs are examined and compared in this paper. One design applies a bidirectional ring connection scheme, while the other design applies a code-division multiple-access (CDMA) connection scheme. Both of the designs apply globally asynchronous locally synchronous (GALS) scheme in order to deal with the issue of transferring data in a multiple-clockdomain environment o...
متن کامل